//Legal Notice: (C)2007 Altera Corporation. All rights reserved.  Your
//use of Altera Corporation's design tools, logic functions and other
//software and tools, and its AMPP partner logic functions, and any
//output files any of the foregoing (including device programming or
//simulation files), and any associated documentation or information are
//expressly subject to the terms and conditions of the Altera Program
//License Subscription Agreement or other applicable license agreement,
//including, without limitation, that your use is for the sole purpose
//of programming logic devices manufactured by Altera and sold by Altera
//or its authorized distributors.  Please refer to the applicable
//agreement for further details.

// synthesis translate_off
`timescale 1ns / 1ps
// synthesis translate_on

// turn off superfluous verilog processor warnings 
// altera message_level Level1 
// altera message_off 10034 10035 10036 10037 10230 10240 10030 

module camera (
                // inputs:
                 avs_s1_address,
                 avs_s1_clk,
                 avs_s1_export_readdata,
                 avs_s1_read,
                 avs_s1_reset,
                 avs_s1_write,
                 avs_s1_writedata,

                // outputs:
                 avs_s1_export_address,
                 avs_s1_export_clk,
                 avs_s1_export_read,
                 avs_s1_export_reset,
                 avs_s1_export_write,
                 avs_s1_export_writedata,
                 avs_s1_readdata
              )
;

  output  [  1: 0] avs_s1_export_address;
  output           avs_s1_export_clk;
  output           avs_s1_export_read;
  output           avs_s1_export_reset;
  output           avs_s1_export_write;
  output  [ 31: 0] avs_s1_export_writedata;
  output  [ 31: 0] avs_s1_readdata;
  input   [  1: 0] avs_s1_address;
  input            avs_s1_clk;
  input   [ 31: 0] avs_s1_export_readdata;
  input            avs_s1_read;
  input            avs_s1_reset;
  input            avs_s1_write;
  input   [ 31: 0] avs_s1_writedata;

  wire    [  1: 0] avs_s1_export_address;
  wire             avs_s1_export_clk;
  wire             avs_s1_export_read;
  wire             avs_s1_export_reset;
  wire             avs_s1_export_write;
  wire    [ 31: 0] avs_s1_export_writedata;
  wire    [ 31: 0] avs_s1_readdata;
  CAMERA_IF the_CAMERA_IF
    (
      .avs_s1_address          (avs_s1_address),
      .avs_s1_clk              (avs_s1_clk),
      .avs_s1_export_address   (avs_s1_export_address),
      .avs_s1_export_clk       (avs_s1_export_clk),
      .avs_s1_export_read      (avs_s1_export_read),
      .avs_s1_export_readdata  (avs_s1_export_readdata),
      .avs_s1_export_reset     (avs_s1_export_reset),
      .avs_s1_export_write     (avs_s1_export_write),
      .avs_s1_export_writedata (avs_s1_export_writedata),
      .avs_s1_read             (avs_s1_read),
      .avs_s1_readdata         (avs_s1_readdata),
      .avs_s1_reset            (avs_s1_reset),
      .avs_s1_write            (avs_s1_write),
      .avs_s1_writedata        (avs_s1_writedata)
    );


endmodule

